
M37221M4H/M6H/M8H/MAH–XXXSP/FP M37221EASP/FP
Rev.1.00 Oct 01, 2002 page 60 of 110
REJ03B0134-0100Z
Fig. 8.11.6 Vertical Position Register i
The vertical display start position for each block can be set in 512
steps (where each step is 1TH (TH: HSYNC cycle)) as values “0016” to
“7F
16” in vertical position register i (i = 1 and 2) (addresses 00E116
and 00E216) The vertical position register i is shown in Figure 8.11.6.
b7 b6 b5 b4 b3 b2 b1 b0
Vertical position register i (CVi) (i = 1 and 2) [Addresses 00E1
16,
00E2
16
]
B Name Functions After reset R
W
Vertical Position Register i
0
to
6
7
Vertical display start positions
128 steps (00
16
to 7F
16
)
Indeterminate
0
(CVi : CVi0 to CVi6)
Nothing is assigned. This bit is a write disable bit.
When this bit is read out, the value is “0.”
RW
R—
Commenti su questo manuale