Renesas SH7050 Series Informazioni Techniche Scaricare il pdf (Pagina 24)

Section 4 HDI Parameters

4.1 Address Areas

Table 4.1 lists the parameters for address areas (Area) that can be specified with HDI command

line interface or displayed as trace results.

Table 4.1 Address Area Parameters

HDI Parameter

(Trace Display) Address Area Description

ROM

(ROM)

Internal ROM MCU's internal ROM, which can be read

but cannot be written to.

RAM

(RAM)

Internal RAM MCU's internal RAM, which can be read

and written to.

(I/O)

Internal I/O registers MCU's internal I/O register area.

CACHE

(Cache)

Internal cache MCU's internal cache area.

TAR16

(Tar16)

User memory

(16-bit bus)

16-bit bus user area.

TAR8

(Tar8)

User memory

(8-bit bus)

8-bit bus user area.

EMU16

(Tar16)

Emulation memory

(16-bit bus)

16-bit bus emulation memory.

EMU8

(Emu8)

Emulation memory

(8-bit bus)

8-bit bus emulation memory.

1 2 ... 19 20 21 22 23 24 25 26 27

Nessun commento

Renesas SH7050 Series Informazioni Techniche Pagina 24