Renesas CPU Board M3A-HS19 Informazioni Techniche Pagina 24

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 74
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 23
Features and Specifications
2.3.3 External Synchronous DRAM
Rev.1.01
Oct 28, .2008 2-8
REJ10J1351-0101
2
Figure 2.3.4 shows a timing example of SDRAM mode register writing.
Tpw Trr
CKIO
Trc Trc
Tnop
Tmw
Tp
PALL
DESL
REF
DESL DESL
Hi-Z
(High)
CS3#
RASL#
CASL#
RD/WR#
DQMUU-LL
D15-0
A11-A1(A9-A0)
A12(A10/AP)
SDRAM
Command
[Symbols Descriptions]
PALL
: All bank precharge command
REF : Auto-refreshing command
MRS
: Mode register write commamd
DESL
: Deselect command
REF
DESL
MRS
DESL
DESL
DESL REF
DESL
Trc Trc
Trc
TrcTrr
Trr
REF command is issued 8 times
tRCtRP
Figure 2.3.4 Timing Example of SDRAM Mode Register Writing
Vedere la pagina 23
1 2 ... 19 20 21 22 23 24 25 26 27 28 29 ... 73 74

Commenti su questo manuale

Nessun commento